The best way to get into Nvidia,AMD,Qualcomm!
1:13
YouTubeSanchit Kulkarni
The best way to get into Nvidia,AMD,Qualcomm!
The best way to get into Nvidia,AMD,Qualcomm!
已浏览 1.3万 次1 个月前
Python Data Structures
Data Structures with Python Cheat Sheet
Data Structures with Python Cheat Sheet
intellipaat.com
已浏览 8.8万 次4 个月之前
How to Create Python Lists & NumPy Arrays | Built In
How to Create Python Lists & NumPy Arrays | Built In
builtin.com
2023年2月14日
Python Data Structures and Algorithms Online Class | LinkedIn Learning, formerly Lynda.com
Python Data Structures and Algorithms Online Class | LinkedIn Learning, formerly Lynda.com
linkedin.com
2020年9月18日
热门视频
Verilog Timing Control | Delay Control and Event Synchronization
9:33
Verilog Timing Control | Delay Control and Event Synchronization
YouTubeChip Logic Studio
2 周前
MangalTalks || Chip Design/VLSI -Educator on Instagram: "How to shift from other branches(Mechanical /Computer /IT) to VLSI/Chip design or Electronics domain? 👇👇 1. Build Strong Fundamentals •Digital: Digital logic, RTL, CMOS logic families. •Analog: transistor physics (MOS/BJT), small-signal models, biasing, op-amps, comparators, noise, matching, and basic analog layout rules. 2. Learn Core Tools & Skills •Front-end: Verilog/SystemVerilog, UVM, RTL, scripting (Python/Tcl). •Analog: SPICE (ngs
0:38
MangalTalks || Chip Design/VLSI -Educator on Instagram: "How to shift from other branches(Mechanical /Computer /IT) to VLSI/Chip design or Electronics domain? 👇👇 1. Build Strong Fundamentals •Digital: Digital logic, RTL, CMOS logic families. •Analog: transistor physics (MOS/BJT), small-signal models, biasing, op-amps, comparators, noise, matching, and basic analog layout rules. 2. Learn Core Tools & Skills •Front-end: Verilog/SystemVerilog, UVM, RTL, scripting (Python/Tcl). •Analog: SPICE (ngs
Instagrammangaltalks
已浏览 2396 次2 个月之前
Sdo Openings on Instagram: "Zebra is hiring #Freshers for #Software Engineer 1. Location: #Banglore Eligibility: - Bachelor's degree required - 0 to 2 years of experience - Quantitative and problem solving skills - Good experience writing code in Object Oriented languages such as Java. - Writing queries to extract data for test case data comparison. - Experience with scripting languages (Bash/Ruby/Python/JavaScript) . - Experience in writing SQL. - Experience with Continuous Integration and Cont
0:05
Sdo Openings on Instagram: "Zebra is hiring #Freshers for #Software Engineer 1. Location: #Banglore Eligibility: - Bachelor's degree required - 0 to 2 years of experience - Quantitative and problem solving skills - Good experience writing code in Object Oriented languages such as Java. - Writing queries to extract data for test case data comparison. - Experience with scripting languages (Bash/Ruby/Python/JavaScript) . - Experience in writing SQL. - Experience with Continuous Integration and Cont
Instagramsdopenings
已浏览 567 次2 周前
Python Algorithms Tutorial
Data Structures and Algorithms in Python | Jovian
Data Structures and Algorithms in Python | Jovian
jovian.com
2023年1月10日
Intro to Algorithms with Python
Intro to Algorithms with Python
freecodecamp.org
2022年9月22日
Learn Algorithms and Data Structures in Python
Learn Algorithms and Data Structures in Python
freecodecamp.org
2021年9月8日
Verilog Timing Control | Delay Control and Event Synchronization
9:33
Verilog Timing Control | Delay Control and Event Synchronization
2 周前
YouTubeChip Logic Studio
MangalTalks || Chip Design/VLSI -Educator on Instagram: "How to shift from other branches(Mechanical /Computer /IT) to VLSI/Chip design or Electronics domain? 👇👇 1. Build Strong Fundamentals •Digital: Digital logic, RTL, CMOS logic families. •Analog: transistor physics (MOS/BJT), small-signal models, biasing, op-amps, comparators, noise, matching, and basic analog layout rules. 2. Learn Core Tools & Skills •Front-end: Verilog/SystemVerilog, UVM, RTL, scripting (Python/Tcl). •Analog: SPICE (ngs
0:38
MangalTalks || Chip Design/VLSI -Educator on Instagram: "How to s…
已浏览 2396 次2 个月之前
Instagrammangaltalks
Sdo Openings on Instagram: "Zebra is hiring #Freshers for #Software Engineer 1. Location: #Banglore Eligibility: - Bachelor's degree required - 0 to 2 years of experience - Quantitative and problem solving skills - Good experience writing code in Object Oriented languages such as Java. - Writing queries to extract data for test case data comparison. - Experience with scripting languages (Bash/Ruby/Python/JavaScript) . - Experience in writing SQL. - Experience with Continuous Integration and Cont
0:05
Sdo Openings on Instagram: "Zebra is hiring #Freshers for #Software …
已浏览 567 次2 周前
Instagramsdopenings
SystemVerilog for Verification Session 2 - Basic Data Types (Part 1)
SystemVerilog for Verification Session 2 - Basic Data Types (Par…
已浏览 6万 次2016年7月4日
YouTubeKavish Shah
Functional Coverage | Explicit Bins | System Verilog Tut 19
Functional Coverage | Explicit Bins | System Verilog Tut 19
已浏览 2.8万 次2021年9月19日
YouTubeVLSI Chaps
First Steps with UVM Part 3
24:52
First Steps with UVM Part 3
已浏览 4万 次2012年5月28日
YouTubeDoulos Training
Use Python and bring joy back to verification
Use Python and bring joy back to verification
已浏览 1042 次2023年11月8日
YouTubealdecinc
Lecture 1: Overview of Python Based Universal Verification Meth…
已浏览 2965 次2023年7月13日
YouTubeRISC-V: From Transistors to AI
SolidWorks scripting with Python 01 - Introduction
已浏览 8222 次2024年6月6日
YouTubeRoboMech Minds
SystemVerilog for Hardware Synthesis
已浏览 3.3万 次2012年2月16日
YouTubeDoulos Training
9:59
SystemVerilog Interfaces
已浏览 1.5万 次2020年5月1日
YouTubeMaven Silicon
10:29
VHDL versus SystemVerilog
已浏览 2万 次2012年1月3日
YouTubeDoulos Training
8:29
SystemVerilog DPI (Direct Programming Interface)
已浏览 2.8万 次2014年6月21日
YouTubeEDA Playground
5:53
SystemVerilog bind Construct
已浏览 1.3万 次2021年1月13日
YouTubeCadence Design Systems
8:46
SystemVerilog Classes 1: Basics
已浏览 12.2万 次2018年11月21日
YouTubeCadence Design Systems
24:01
First Steps with UVM Part 1
已浏览 10.1万 次2012年5月14日
YouTubeDoulos Training
10:37
System Verilog Tutorial 1 | Randomization | EDA Playground
已浏览 2.1万 次2021年1月1日
YouTubeVLSI Chaps
10:00
Introduction to UVM - The Universal Verification Methodology for Syst…
已浏览 12.3万 次2011年3月29日
YouTubeDoulos Training
9:08
Unleashing SystemVerilog and UVM: Introduction | Synopsys
已浏览 7.9万 次2015年12月21日
YouTubeSynopsys
50:06
SystemVerilog for Verification - Class & OOPs (Part 2)
已浏览 4.8万 次2016年10月18日
YouTubeKavish Shah
3:39
How To Create a Ping Verification Script in Python Part 1
已浏览 4.6万 次2019年12月30日
YouTubeDu’An Lightfoot
11:00
Python 3 Programming Tutorial - Sys Module
已浏览 25.9万 次2014年7月18日
YouTubesentdex
3:51
Course : UVM in Systemverilog 1: L2.1 : Introduction to UVM
已浏览 1.6万 次2019年12月8日
YouTubeSystemverilog Academy
7:59
SV-1: Object-oriented Programming for Designers | Synopsys
已浏览 4.7万 次2015年12月21日
YouTubeSynopsys
7:26
Course : Systemverilog Verification 1 : L4.1: Arrays in Systemverilog
已浏览 1.5万 次2019年9月4日
YouTubeSystemverilog Academy
1:58:01
Ansys Mechanical Scripting Training - Python Basics (Day 1)
已浏览 4万 次2021年8月17日
YouTubeLEAP Australia
13:51
Python Scripting for Automation | Introduction to Python
已浏览 7.3万 次2019年7月3日
YouTubeVRTechnologies For Automation
4:52
How To Run Python Scripts With The Command Prompt
已浏览 27.7万 次2020年7月19日
YouTubeWrt Tech
1:56
Systemverilog Essential Training: FREE 4+ Hour Course for Beginne…
已浏览 3.7万 次2021年1月3日
YouTubeSystemverilog Academy
观看更多视频
静态缩略图占位符